By Aida Todri-Sanial, Jean Dijon, Antonio Maffucci
This e-book offers a single-source reference at the use of carbon nanotubes (CNTs) as interconnect fabric for horizontal, on-chip and 3D interconnects. The authors exhibit the makes use of of bundles of CNTs, as leading edge carrying out fabric to manufacture interconnect through-silicon vias (TSVs), so one can enhance the functionality, reliability and integration of 3D built-in circuits (ICs). This publication should be first to supply a coherent assessment of exploiting carbon nanotubes for 3D interconnects overlaying features from processing, modeling, simulation, characterization and purposes. insurance additionally incorporates a thorough presentation of the applying of CNTs as horizontal on-chip interconnects which could in all likelihood revolutionize the nanoelectronics undefined. This e-book is a must-read for someone drawn to the cutting-edge on exploiting carbon nanotubes for interconnects for either 2nd and 3D built-in circuits.
Read or Download Carbon Nanotubes for Interconnects: Process, Design and Applications PDF
Best design & architecture books
REALbasic Cross-Platform program Developmenttreats REALbasic as a major improvement surroundings and is focused to builders with not less than programming adventure, yet who could or will not be new to the REALbasic platform. Written via a author and developer with large REALbasic event with enter and counsel from actual software program, this e-book will allow you to make the most of the recent cross-platform talents of REALbasic and educate you ways to create cross-platform purposes.
"Based at the educational and advertisement adventure of the writer, the ebook is a perfect better half to ultimate 12 months undergraduate techniques or MSc modules within the quarter of real-time structures layout. The wide spectrum of matters handled will reduction expert programmers confronted with their first real-time venture when extending scholars' wisdom and talents into a space of computing which has expanding relevance in a latest international of telecommunications and 'intelligent' apparatus utilizing embedded microcontrollers.
The functionality of such a lot electronic platforms at the present time is proscribed via their verbal exchange or interconnection, now not by means of their common sense or reminiscence. As designers try to make extra effective use of scarce interconnection bandwidth, interconnection networks are rising as a virtually common method to the system-level verbal exchange difficulties for contemporary electronic platforms.
- Storage Networking Fundamentals: An Introduction to Storage Devices, Subsystems, Applications, Management, and File Systems (Vol 1)
- High Performance Memory Systems
- Pro (IBM) WebSphere Application Server 7 Internals (Books for Professionals by Professionals)
- Testing and Testable Design of High-Density Random-Access Memories (Frontiers in Electronic Testing)
- Open Source Development with CVS
Extra info for Carbon Nanotubes for Interconnects: Process, Design and Applications
Dennard R, Gaensslen F, Rideout V, Bassous E, LeBlanc A (1974) Design of ion-implanted MOSFETs with very small dimensions. IEEE J Solid-State Circuits 9:256–268 2. Buchanan D (1999) Scaling the gate dielectric: materials, integration and reliability. IBM J Res Dev 43:245–264 3. Yeo Y, Lu Q, Lee W, King T-J, Hu C, Wang X, Ma T (2000) Direct tunneling gate leakage current in transistors with ultrathin silicon nitride gate dielectric. IEEE Electron Device Lett 21:540–542 1 Overview of the Interconnect Problem 35 4.
3, the cell delay highly depends on the interconnect scenario at sub-11-nm technology nodes. 1 and 44 % at the 11- and 7nm technology nodes, respectively. This moderate change is due to the interconnects within the cell, which are short. 2 19 Experiment Setup and Results Having demonstrated the cell-level impact of the interconnect performance degradation with dimensional scaling, this section focuses on full-chip layout experiment results for three different categories of circuit blocks. These three different categories of circuits are represented by an encryption circuit (AES), a low-density parity check (LDPC) circuit, and a Fast Fourier Transform (FFT) circuit.
43. The inset figure shows the percentage variation in rc delay versus the variation in width as a percentage of the nominal width value for various interconnect pitches total wire area required for the nominal design and the worst case scenario for a 20 % variation in the wire width shows only a 4 % increase due to the variations. It is important to note here that there is a significant limitation that this methodology introduces and that is the number and pitch of each metal level are a free variable.